AR# 71416 ZynqMP: How to get baremetal DPDMA example to work with single lane DisplayPort configured
阿新 • • 發佈:2018-11-30
https://www.xilinx.com/support/answers/71416.html
Description
On a Zynq UltraScale+ MPSoC device how can I get the bare metal DPDMA example to work with single lane DisplayPort configured.
Solution
Below are the steps you need to follow.
- Create a standalone BSP project using ZCU102 HDF and then change the psu_dp to dppsu as mentioned in the wiki
By default, psu_dp is set to avbuf by the SDK.
- Open the MSS file and then export the DPDMA example.
- Import the DPDMA example files.
- In xdpdma_video_example.c, modify RunCfgPtr->LaneCount to 'LANE_COUNT_1' and RunCfgPtr->UseMaxLaneCount to '0' as shown below.
- In xdppsu.c, xpdpsu_hw.h, and xavbuf_clk.c, modify the code as shown below.
Note: changes to xavbuf_clk.c are required for the 2018.1 release only and this patch is merged into the 2018.2 release.
- Build the project, and once the build is completed, create a BOOT.bin using the FSBL, PMUFW and DPDMA example elf.
- Run targetting a ZCU102 connected with DisplayPort.
You should now see a green color on the bottom half of the DisplayPort monitor:
.
- Target console log:
Starting Training... ! Training succeeded. DONE! .......... HPD event Generating Overlay..... Successfully ran DPDMA Video Example Test ![在這裡插入圖片描述](https://www.xilinx.com/content/dam/xilinx/Image/DPDMA1_201808101028003425.png) ![在這裡插入圖片描述](https://www.xilinx.com/content/dam/xilinx/Image/DPDMA2_201808101028212933.png) ![在這裡插入圖片描述](https://www.xilinx.com/content/dam/xilinx/Image/DPDMA3_201808101028366749.png) ![在這裡插入圖片描述](https://www.xilinx.com/content/dam/xilinx/Image/DPDMA4_201808101046104278.png) ![在這裡插入圖片描述](https://www.xilinx.com/content/dam/xilinx/Image/DPDMA5_201808101052462082.png) ![在這裡插入圖片描述](https://www.xilinx.com/content/dam/xilinx/Image/DPDMA6_201808101053043116.png) ![在這裡插入圖片描述](https://www.xilinx.com/content/dam/xilinx/Image/DPDMA7_201808101053231792.png) ![在這裡插入圖片描述](https://www.xilinx.com/content/dam/xilinx/Image/DPDMA8_201808101058200186.png)